Κεφάλαιο 5, έκδοση R5Adobe PDF
(403.91 kB)
| Title Details: | |
|
LAB 5: Load-line technique |
|
| Authors: |
Kiziroglou, Michail |
| Reviewer: |
Karafyllidis, Ioannis |
| Description: | |
| Abstract: |
In this lab, the load-line technique is used for the graphical determination of the diode’s operating point in a circuit. The I–V characteristic of the diode, obtained experimentally in the previous lab or through corresponding simulation-based I–V analyses, is used. For a simple DC source–resistor–diode circuit, the circuit's characteristic equation is plotted, and the diode’s operating point is determined for various resistance values.
|
| Linguistic Editors: |
Tsiadimou, Anastasia |
| Technical Editors: |
Zinas, Nikolaos |
| Graphic Editors: |
Kiziroglou, Michail |
| Type: |
Chapter |
| Creation Date: | 2015 |
| Item Details: | |
| License: |
Attribution - NonCommercial - ShareAlike 4.0 International (CC BY-NC-SA 4.0) |
| Handle | http://hdl.handle.net/11419/4476 |
| Bibliographic Reference: | Kiziroglou, M. (2015). LAB 5: Load-line technique [Chapter]. In Kiziroglou, M. 2015. Laboratory Exercises in Electronics [Laboratory Guide]. Kallipos, Open Academic Editions. https://hdl.handle.net/11419/4476 |
| Language: |
Greek |
| Is Part of: |
Laboratory Exercises in Electronics |
| Publication Origin: |
Kallipos, Open Academic Editions |